Continuous-flow variable-length memoryless linear regression architectureGARRIDO, M; GRAJAL, J.Electronics letters. 2013, Vol 49, Num 24, pp 1567-1569, issn 0013-5194, 3 p.Article

Regularised reweighted BPDN for compressed video sensingHAIXIAO LIU; BIN SONG; FANG TIAN et al.Electronics letters. 2014, Vol 50, Num 2, pp 83-84, issn 0013-5194, 2 p.Article

New efficient bit-parallel polynomial basis multiplier for special pentanomialsPARK, Sun-Mi; CHANG, Ku-Young; DOWON HONG et al.Integration (Amsterdam). 2014, Vol 47, Num 1, pp 130-139, issn 0167-9260, 10 p.Article

Bit-serial and digit-serial GF(2^m) Montgomery multipliers using linear feedback shift registersMORALES-SANDOVAL, M; FEREGRINO-URIBE, C; KITSOS, P et al.IET computers & digital techniques (Print). 2011, Vol 5, Num 2, pp 86-94, issn 1751-8601, 9 p.Article

Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF(2^m) Using Multiple Parity Prediction SchemesLEE, Chiou-Yng; PRAMOD KUMAR MEHER; JAGDISH CHANDRA PATRA et al.IEEE transactions on very large scale integration (VLSI) systems. 2010, Vol 18, Num 8, pp 1234-1238, issn 1063-8210, 5 p.Article

A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approachOKLOBDZIJA, V. G; VILLEGER, D; LIU, S. S et al.IEEE transactions on computers. 1996, Vol 45, Num 3, pp 294-306, issn 0018-9340Article

Multipliers to Shift the Through-Fault Protection Curve for Various Connections of Distribution TransformersSORRENTINO, Elmer; ALVAREZ, Manuel.IEEE transactions on power delivery. 2011, Vol 26, Num 3, pp 2055-2057, issn 0885-8977, 3 p.Article

Improved Cost Reversible Multiplier DesignCUTITARU, Mihail; BELFORE, Lee A.Computer design. International conferenceWorldComp'2011. 2011, pp 35-38, isbn 1-60132-173-2, 4 p.Conference Paper

Memristive XOR for resistive multiplierSHIN, S; KIM, K; KANG, S.-M et al.Electronics letters. 2012, Vol 48, Num 2, pp 78-80, issn 0013-5194, 3 p.Article

Minimum-clock-cycle Itoh-Tsujii algorithm hardware implementation for cryptography applications over GF(2^m) fieldsPARRILLA, L; LLORIS, A; CASTILLO, E et al.Electronics letters. 2012, Vol 48, Num 18, pp 1126-1128, issn 0013-5194, 3 p.Article

Fixed-point multiplication: A probabilistic bit-pattern viewAHMADI, A; ZWOLINSKI, M.Microelectronics and reliability. 2011, Vol 51, Num 4, pp 790-796, issn 0026-2714, 7 p.Article

Low complexity architecture of bit parallel multipliers for GF/2^mSHOU, G; MAO, Z; HU, Y et al.Electronics letters. 2010, Vol 46, Num 19, pp 1326-1327, issn 0013-5194, 2 p.Article

A reduced I₂―I₁ model with an alternating minimisation algorithm for support recovery of multiple measurement vectorsXINPENG DU; DAIQIANG CHEN; LIZHI CHENG et al.IET signal processing (Print). 2013, Vol 7, Num 2, pp 112-119, issn 1751-9675, 8 p.Article

Coordination of directional overcurrent relay using evolutionary algorithm and linear programmingSUEIRO, Jose A; DIAZ-DORADO, Eloy; MIGUEZ, Edelmiro et al.Electrical power & energy systems. 2012, Vol 42, Num 1, pp 299-305, issn 0142-0615, 7 p.Article

Fixed-Width Group CSD Multiplier DesignKIM, Yong-Eun; CHO, Kyung-Ju; CHUNG, Jin-Gyun et al.IEICE transactions on information and systems. 2010, Vol 93, Num 6, pp 1497-1503, issn 0916-8532, 7 p.Article

The Golden Ratio EncoderDAUBECHIES, Ingrid; GÜNTÜRK, C. Sinan; YANG WANG et al.IEEE transactions on information theory. 2010, Vol 56, Num 10, pp 5097-5110, issn 0018-9448, 14 p.Article

Using error tolerance of target application for efficient reliability improvement of digital circuitsDOS SANTOS, G. G; MARQUES, E. C; DE B. NAVINER, L. A et al.Microelectronics and reliability. 2010, Vol 50, Num 9-11, pp 1219-1222, issn 0026-2714, 4 p.Conference Paper

Coordination of directional overcurrent relays using a novel method to select their settingsEZZEDDINE, M; KACZMAREK, R; IFTIKHAR, M. U et al.IET generation, transmission & distribution (Print). 2011, Vol 5, Num 7, pp 743-750, issn 1751-8687, 8 p.Article

Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension FieldsHARIRI, Arash; REYHANI-MASOLEH, Arash.IEEE transactions on very large scale integration (VLSI) systems. 2011, Vol 19, Num 11, pp 2125-2129, issn 1063-8210, 5 p.Article

Efficient Modulo 2ⁿ + 1 MultipliersJIAN WEN CHEN; RUO HE YAO; WEI JING WU et al.IEEE transactions on very large scale integration (VLSI) systems. 2011, Vol 19, Num 12, pp 2149-2158, issn 1063-8210, 10 p.Article

High-Performance and Area-Efficient Hardware Design for Radix-2^k Montgomery MultipliersLIANG ZHOU; MIAOQING HUANG; SMITH, Scott C et al.Computer design. International conferenceWorldComp'2011. 2011, pp 65-71, isbn 1-60132-173-2, 7 p.Conference Paper

Concurrent error detection in semi-systolic dual basis multiplier over GF(2^m) using self-checking alternating logicCHIOU, C. W; LIANG, W.-Y; CHANG, H. W et al.IET circuits, devices & systems (Print). 2010, Vol 4, Num 5, pp 382-391, issn 1751-858X, 10 p.Article

Analyse et Catégorisation de sons par multiplicateurs temps-fréquence = Analyse and categorization of sounds with time-frequency multipliersOLIVERO, Anaïk; DAUDET, Laurent; KRONLAND-MARTINET, Richard et al.Colloque sur le traitement du signal et des images. 2009, pp 123-124, 1Vol, 2 p.Conference Paper

Improved Design of Frequency-Response Masking Filters Using Band-Edge Shaping Filter With Non-Periodical Frequency ResponseYING WEI; DEBAO LIU.IEEE transactions on signal processing. 2013, Vol 61, Num 13-16, pp 3269-3278, issn 1053-587X, 10 p.Article

Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation ErrorWEY, I-Chyn; WANG, Chun-Chien.IEEE transactions on very large scale integration (VLSI) systems. 2012, Vol 20, Num 10, pp 1923-1928, issn 1063-8210, 6 p.Article